



# Levante\_CFS CFL-H/K +1170/1180 MAX-P SYSTEM DIAGRAM




01







## CFL Processor (DDR4)





VCCGT  
Edge cap  
4x 47uF 0805  
7x 22uF 0603


Backside cap  
10x 10uF 0402  
12x 1uF 0201

CFL Processor (POWER)


05



Modify 8/15



3x 10uF 0402






VCC (VCC\_CORE)



Edge cap  
8 x 47uF 0805

```
Backside cap
12x 22uF 0603
42x 10uF 0402
48x 1uF 0201
24x 0201 (placeholder)
```



## CFL-H Processor (GND)

## CFL-H Processor (RESERVED, CFG)



Configuration Signals:		The CFG signals have a default value of '1' if not terminated on the board.
CFG[0]	Stall reset sequence after PCU PLL lock until de-asserted	Note that some of the Intel reference designs board might connect CFG[0] to HOOK[2]. This route is not needed on a Oxm board.
CFG[2]	PCI Express Static Lane Reversal	x1 = Normal operation x0 = Lane numbers reversed
CFG[4]	eDP enable	x1 = Disabled x0 = Enabled
CFG[6:5]	PCI Express Bifurcation	x0 = 1 x8 & 2 x4 PCI Express x01 = reserved x10 = 2 x8 PCI Express x11 = 1 x16 PCI Express
CFG[7]	PEG defer training	x1 = PEG train follow RESETB de-asserted x0 = PEG wait for BIOS fro training




Quanta Computer Inc.

PROJECT : ZGE

Size	Document Number	Rev
	CFL 777 (GND)	1A

Date: Friday, May 03, 2019 Sheet 8 of 78
























BOARD_ID0	BOARD_ID1	OD_EN	PWM pin	NSVR pin	Support panel
0	0	NC	Reserve	Reserve	Reserve
1	0	NC	NC	Y	NSVR
1	1	NC	Y	NC	DD/Normal
0	1	Reserve	Reserve	Reserve	Reserve




RESERVED															
ID.NO	Function	Low	High	ID.NO	Function	Low	High	ID.NO	Function	Low	High	ID.NO	Function	Low	High
BOARD_ID11	PCB	MAXQ	MAXP	BOARD_ID8	EYE Trace	NO	YES	BOARD_ID4	Keyboard	Metal	Plastic	BOARD_ID0	LCD Panel	No Stuff	Default
BOARD_ID12	G-SYNC	Non-GS	GS	BOARD_ID9	Macro Key	NO	YES	BOARD_ID5	CPU	i7	i9	BOARD_ID1	LCD Panel	No Stuff	Default
BOARD_ID13	VGA	Optimus	d-VGA	BOARD_ID10	Touch Panel	YES	NO	BOARD_ID6	TPM	iTPM	dTPM	BOARD_ID2	Sub-Woofer	No	YES
								BOARD_ID7	Battery Vin Boost	NO	YES	BOARD_ID3	Power Button	Metal	Plastic


Pin Name	Strap description	Sampled	Configuration	note	note
GPP_B18 (GSPi0_MOSI)	No reboot	PCH_PWROK	0 = "Disable No Reboot (iPD 20K) 1 = Enable No Reboot Mode	+3V 	
GPP_B22 (GSPi1_MOSI)	Boot BIOS Strap Bit (BBS)	PCH_PWROK	0 = "SPi (iPD 20K) 1 = LPC	+3V 	
















+3V\_DEEP\_SUS [2,9,10,11,12,13,14,39]  
+3VPCU [9,10,12,14,32,37,39,40,47,54,57,59,61,62,68,70,75]







7/28 change to STD



7/28 change RVS


























## 27




CHANGE FBVDDQ TO FBVDDQ\_MEM




GDDR6 CMD Mapping		x16 Mode
Lower 0..31		Upper 32..63
DRAM1	DRAM2	
CHA-Byte 0,1	CHA-Byte 4,5	
CA0_A	CMD0	CMD20
CA1_A	CMD9	CMD28
CA2_A	CMD8	CMD21
CA3_A	CMD32	CMD29
CA4_A	CMD7	CMD23
CA5_A	CMD11	CMD27
CA6_A	CMD15	CMD30
CA7_A	CMD14	CMD31
CA8_A	CMD3	CMD19
CA9_A	CMD1	CMD17
CABT_A	CMD6	CMD22
CKE_A	CMD10	CMD26
	CHB-Byte 2,3	CHB-Byte 6,7
CA0_B	CMD4	CMD16
CA1_B	CMD12	CMD25
CA2_B	CMD5	CMD24
CA3_B	CMD13	CMD33
CA4_B	CMD7	CMD23
CA5_B	CMD11	CMD27
CA6_B	CMD15	CMD30
CA7_B	CMD14	CMD31
CA8_B	CMD3	CMD19
CA9_B	CMD1	CMD17
CABT_B	CMD6	CMD22
CKE_B	CMD10	CMD26
RESET*	CMD2	CMD18

## MEMORY: FBB Partition 31..00





## MEMORY: FBB Partition 63..32




GDDR6 CMD Mapping		x16 Mode
Lower 0..31		Upper 32..63
DRAM1		DRAM2
CHA-Byte 0,1		CHA-Byte 4,5
CA0_A	CMD0	CMD20
CA1_A	CMD9	CMD28
CA2_A	CMD8	CMD21
CA3_A	CMD32	CMD29
CA4_A	CMD7	CMD23
CA5_A	CMD11	CMD27
CA6_A	CMD15	CMD30
CA7_A	CMD14	CMD31
CA8_A	CMD3	CMD19
CA9_A	CMD1	CMD17
CAB1_A	CMD6	CMD22
CKE_A	CMD10	CMD26
CHB-Byte 2,3		CHB-Byte 6,7
CA0_B	CMD4	CMD16
CA1_B	CMD12	CMD25
CA2_B	CMD5	CMD24
CA3_B	CMD13	CMD23
CA4_B	CMD7	CMD23
CA5_B	CMD11	CMD27
CA6_B	CMD15	CMD30
CA7_B	CMD14	CMD31
CA8_B	CMD3	CMD19
CA9_B	CMD1	CMD17
CAB1_B	CMD6	CMD22
CKE_B	CMD10	CMD26
RESET*	CMD2	CMD18


## 29




```
x16 Mode
Upper 32..63
```



30




GDDR6 CMD Mapping		x16 Mode	
Lower 0..31		Upper 32..63	
DRAM1		DRAM2	
CHA-Byte 0,1		CHA-Byte 4,5	
CA0_A	CMD0	CMD20	
CA1_A	CMD9	CMD28	
CA2_A	CMD8	CMD21	
CA3_A	CMD32	CMD29	
CA4_A	CMD7	CMD23	
CA5_A	CMD11	CMD27	
CA6_A	CMD15	CMD30	
CA7_A	CMD14	CMD31	
CA8_A	CMD3	CMD19	
CA9_A	CMD1	CMD17	
CAB1_A	CMD6	CMD22	
CKE_A	CMD10	CMD26	
CHB-Byte 2,3		CHB-Byte 6,7	
CA0_B	CMD4	CMD16	
CA1_B	CMD12	CMD25	
CA2_B	CMD5	CMD24	
CA3_B	CMD13	CMD33	
CA4_B	CMD7	CMD23	
CA5_B	CMD11	CMD27	
CA6_B	CMD15	CMD30	
CA7_B	CMD14	CMD31	
CA8_B	CMD3	CMD19	
CA9_B	CMD1	CMD17	
CAB1_B	CMD6	CMD22	
CKE_B	CMD10	CMD26	
RESET*	CMD2	CMD18	







## LCD CONNECTOR




## LCD Power



## Backlight












## LCD OD EN





33



D

C

B

A



D

C

B

A

→

5

4

3

2

1

5

---

4

---

3

---

2

---

1



D

D

C


C


B

B

A





A

		<b>Quanta Computer Inc.</b>	
		<b>PROJECT : ZGE</b>	
Size	Document Number		Rev
	<b>HDMI</b>		<b>1A</b>
Date:	Friday, May 03, 2019		Sheet 36 of 78




Min of 15 Vias for GND Pad





Impedance S-50ohm/D-90ohm, Intra-Pair within 2mils



Impedance S-50ohm/D-90ohm, Intra-Pair within 2mils





U10  
TUSB546-DCIRNQR



**Quanta Computer Inc.**  
**PROJECT : ZGE**

Size	Document Number	Rev
	Type C DP re-Driver	1A
Date:	Friday, May 03, 2019	Sheet 37 of 78

NOTE:  
SINK\_RDC\_data/clock connect to 2k pu only if SINK is connected and support HDMI (s.i. HDMI or DP++ connector). Otherwise can be 100k pu.  
SINK\_RDC\_data connect to 100k pu. If SINK support HDMI, connect as SINK\_CP01 to GPU and/or appropriate AUX/DP Sense control  
SINK\_RDC\_clk connect to 100k pu.



IF SOME OF GPIOs ARE NOT IN USE FOLLOW TABLE BELOW:


GPIO	TERMINATION	Power Rail
GPIO_0	10K PU	VCC3V3_LC
GPIO_1	10K PU	VCC3V3_LC
GPIO_2	100K PD	VCC3V3_LC
GPIO_3	100K PD	VCC3V3_LC
GPIO_4	10K PU	VCC3V3_LC
GPIO_5	10K PU	VCC3V3_LC
GPIO_6	100K PD	VCC3V3_LC
GPIO_7	100K PD	VCC3V3_LC
GPIO_8	100K PD	VCC3V3_TBT_SX
GPIO_9	10K PU	VCC3V3_TBT_SX
GPIO_10	10K PU	VCC3V3_TBT_SX
GPIO_11	10K PU	VCC3V3_TBT_SX
GPIO_12	10K PU	VCC3V3_TBT_SX
GPIO_13	10K PU	VCC3V3_TBT_SX
GPIO_14	10K PU	VCC3V3_TBT_SX
GPIO_15	10K PU	VCC3V3_TBT_SX
GPIO_16	100K PD	VCC3V3_TBT_SX

DEBUG PINS:


PIN	TERMINATION
MONDC_SVR	GND
MONDC_DPSNK_0	GND
MONDC_DPSNK_1	GND
MONDC_DPSNK_2	GND
MONDC_CIO_0	GND
MONDC_CIO_1	GND
TEST_EDM	GND
FUSE_VQPS_64	GND
FUSE_VQPS_128	GND
ATEST_P_W	FLOATING
USB2_ATEST	FLOATING
PCIE_ATEST	FLOATING



**TBT(Apline Ridge Power)**








Kyle say : 要 100% follow NV released 的 schematics

# NV Type-C USB3 Re-Timer (UTC)

symbol follow NV for easy check




# NV USB3/2 MUX (UTC)

symbol follow NV for easy check

43



From PCH USB2 signal



Quanta Computer Inc.

PROJECT : ZGE

Size	Document Number	Rev
	TC2 USB3/2 MUX ANX7428	1A
Date:	Friday, May 03, 2019	Sheet 43 of 78




OP_MODE1	OP_MODE0	WORK_MODE
0	0	CHIP DISABLED
0	1	USB3
1	0	DP2+USB3
1	1	DP4





USB Charger (UBC)\_BC 1.2

Part Number	Description
AL002544001	TPS2544RTER
AL055544001	SLGC55544CVTR




46

USB3.0 Retimer (UB3) Vendor suggests to use I2C mode.


**double check connections From Host**



Intel:  
USB 3.1 transmit pairs require a 75–265 nF capacitor in the path between PCH and ESD/CMC protection.




Decoupling caps need be placed as close to power pins as possible.  
1.2 V power ripple requirement: < 30 mV

USB3.0 (UB3)





## Codec PWR 5V(ADO)





## Internal Speaker(ADO)


Bead RDC<30mohm

## Mute(ADO)

## DC-DET circuit(ADO)




## SPK R1/L1




Reserve for Input attenuation  
To have optimization output power

## FRONT SPK R1/L1/CENTER



Reserve for EMI Depression  
Close to IC  
Speaker Loading =40hm +- 10%


## Center SPK



Output Gain Table


G2	G1	SE-input Stereo-output Gain
0	0	11dB
0	1	14dB
1	0	19dB
1	1	25dB

## SPK R2/L2




Reserve for Input attenuation  
To have optimization output power

## REAR SPK R2/L2




Reserve for EMI Depression  
Close to IC  
Speaker Loading =40hm +- 10%



Output Gain Table


G2	G1	SE-input Stereo-output Gain
0	0	11dB
0	1	14dB
1	0	19dB
1	1	25dB

## SubWoofer/Center




Reserve for Input attenuation  
To have optimization output power

## Center SPK




Reserve for EMI Depression  
Close to IC  
Speaker Loading =40hm +- 10%

## SubWoofer



Output Gain Table

G2	G1	SE-input Stereo-output Gain
0	0	11dB
0	1	14dB
1	0	19dB
1	1	25dB



## NOTE:

- Place 0.1 uF capacitors as close as possible to the device power pins.
- VHIO can be either +3.3V or +1.8V.
- It is recommended to connect VHIO to V\_RUN.
- VALW can be either +3.3V or +1.8V.
- VALW power rail should be powered whenever the system is powered by any power source.
- For details regarding the TPM power sequence, see the NPCT75x Datasheet and Board Design Guidelines.



Quanta Computer Inc.

PROJECT : ZGE

Size	Document Number	Rev
	Subwoofer(ALC105)/HOL/EMI	1A

Date: Friday, May 03, 2019 Sheet 49 of 78






**SATA/PCIE SSD**



## HDD connector



change BOM 9/4

R967 4.7K 5% 4 A E01 R957 4.7K 5% 4

R969 4.7K 5% 4 A E02 R959 4.7K 5% 4

R972 4.7K 5% 4 B E01 R930 4.7K 5% 4

R949 4.7K 5% 4 B E02 R928 4.7K 5% 4

R470 4.7K 5% 4 A DE R512 4.7K 5% 4


C435 4.7K 5% 4 B DE R513 4.7K 5% 4

R515 4.7K 5% 4

EN

**SATA re-driver IC**  
stuff Rb,Cb,Xb , unstuff Ra,Ca


**Normal**  
stuff Ra,Ca , unstuff Rb,Cb




# NGFF\_M.2 SSD #2 (NGF)

Only for PCIE SSD


52



## 12V-PWM




## 12V-PWM



53


**CPU Thermal Sensor,Local CPU Thermal Sensor**





**Quanta Computer Inc.**

**PROJECT : ZGE**




Size	Document Number	Rev
	<b>FAN,Thermal,FAN LED</b>	1A
Date:	Friday, May 03, 2019	Sheet 53 of 78




## RGB CLASS




MACRO LED




**Metal**  
**KB(Z=6.8mm)**




### Plastic-Touch PAD



## Keyboard Transfer D/B






**Quanta Computer Inc.**



**PROJECT : ZGE**

Size	Document Number	Rev
	<b>Keyboard</b>	1A
Date:	Friday, May 03, 2019	Sheet 55 of 78


		<b>Quanta Computer Inc.</b>
		<b>PROJECT : ZGE</b>
Size	Document Number	Rev 1A
<b>Macro key/LCD Cover/TP</b>		
Date:	Friday, May 03, 2019	Sheet 56 of 78




**EC(KBC)**




## SM BUS PU(KBC)



## HWPG(KBC)



## Reset SW (FSW)




## SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	TBT3 PD/Subwoofer/Thermal Sensor
SM Bus 3	LED PWM/Audio AMP
SM Bus 4	


## USB Charger (UBC)\_BC 1.2

Part Number	Description
AL002544001	TPS2544RTER
AL055544001	SLGC55544CVTR




## USB Charger (UBC)\_BC 1.2

Part Number	Description
AL002544001	TPS2544RTER
AL055544001	SLGC55544CVTR




## Hole

## BOT side




## VGA Shrapnel




	P/N	Description
WLAN M.2 Nut	MBLI8001010	WLAN NUT LI8(MBLI8001,3A)COPPER
SSD Nut X 2	MBZHP001010	SMT NUT THERMAL ZHP(MBZHP001,3A)COPPER
SSD Nut (CHASIS)	MBZS8001010	MB STEEL NUT WIFI ZS8(MBZS8001,REV3A)

## Audio/USB/LAN Board Conn






## Power & LED Board Conn

59




## IO Power Conn





# USB3 RE-TIMER FOR IO/DB

60

- (1) 1.2V Power rail is very important for PS8817, which recommend place at least one de-coupling cap as close as possible to each power pin. Its VDDA/VDDB are much more sensitivity, better to reserve more caps nearby.  
(2) 1.2V power ripple requirement: < 30 mV



connect to EC  
In I2C control mode, should use  
Master I2C control PS8817




A1\_EQ: USB Host facing RX channel receiver equalization setting;  
3-state input, internally tied to VDD33/2, 3.3V tolerance.  
L: TBD  
M: TBD(Default)  
H: TBD

A2\_EQ: USB Host facing RX channel receiver equalization setting;  
3-state input, internally tied to VDD33/2, 3.3V tolerance.  
L: TBD  
M: TBD(Default)  
H: TBD

B1\_EQ: USB connector facing RX channel receiver equalization setting;  
3-state input, internally tied to VDD33/2, 3.3V tolerance.  
L: TBD  
M: TBD(Default)  
H: TBD

B2\_EQ: USB connector facing RX channel receiver equalization setting;  
3-state input, internally tied to VDD33/2, 3.3V tolerance.  
L: TBD  
M: TBD(Default)  
H: TBD




A1\_DE: USB connector facing TX channel De-emphasis setting;  
3-state input, internally tied to VDD33/2, 3.3V tolerance.  
L: TBD  
M: TBD(Default)  
H: TBD

A2\_DE: USB connector facing TX channel De-emphasis setting;  
3-state input, internally tied to VDD33/2, 3.3V tolerance.  
L: TBD  
M: TBD(Default)  
H: TBD

B1\_DE: USB Host facing TX channel De-emphasis setting;  
3-state input, internally tied to VDD33/2, 3.3V tolerance.  
L: TBD  
M: TBD(Default)  
H: TBD


B2\_DE: USB Host facing TX channel De-emphasis setting;  
3-state input, internally tied to VDD33/2, 3.3V tolerance.  
L: TBD  
M: TBD(Default)  
H: TBD



ADDR: I2C control bus address. Internally pull down at 150kΩ, 3.3V I/O.  
L: 0x50-0x57(Default I2C slave address)  
H: 0x50-0x57

MODE: Operation mode configuration, default is in middle level  
L: 5G redriver mode, 10G retimer mode, adaptive EQ  
M: 5G redriver mode, 10G retimer mode, fix EQ (default)

61




+VIN [32.61,63.64,65.66,67.68,69.73,75]

+5VPCU [46.58,59.63,79]


+3VPCU [8.10,12.14,16.32,37.39,40.47,54.57,59.61,68,70,75]

+5V\_S5\_ON [52.7,68]


+3V\_LDO [68,74]



TDC: 2.2A  
PEAK: 2.9A  
Width: 100mil



TDC: 6A  
PEAK: 8A  
Width: 200mil




+5V\_S5 [54.64,65.66,67.69,70.71,72,73,75]

+5V [35.47,46.51,53.54,68,74]


+3V\_S5 [14.24,25.35,37.40,41.49,50.54,57.59,64,74]

+3V [2.9,10.11,13.17,16.19,20.23,31.32,33.35,37.38,39.46,47.48,50.51,52.53,54.57,59.63,64,65,68,70,73,75]

TDC: 3.3A  
PEAK: 4.4A  
Width: 140mil





TDC: 0.11A  
PEAK: 0.15A






+VIN [32,61,62,64,65,66,67,68,69,73,75,76]  
 +1V\_S5 [10,11,14]  
 +5VPCU [46,58,59,62,75]  
 +3V [2,9,10,11,13,17,18,19,20,23,31,32,33,35,37,38,39,46,47,48,50,51,52,53,54,57,59,62,64,65,68,70,73,75]  
 +1V\_SUS [6]  
 +VCCIO [2,3,6,65,68]




Quanta Computer Inc.

PROJECT : ZGE



+VIN [32.61,62.63,64,66,67,68,69,73,75]6]  
 +VCC\_CORE [7,66]  
 +VCC\_SA [6,67]  
 +5V\_S5 [54,62,64,66,67,69,70,71,72,73]5]  
 +3V [2,9,10,11,13,17,18,19,20,23,31,32,33,35,37,38,39,46,47,48,50,51,52,53,54,57,59,62,63,64,68,70,73]5]  
 +VCCST [2,6]  
 +VCCIO [2,3,6,63,68]

## For H82 sku



## CFL-H82 & (K SKU= H82\*1.25) (4+1 Phase)

### VCCSA

Icc TDC : 86A (K=108A)  
 Icc Max : 140A (K=175A)  
 OCP : 185A (K=225A)

### VCCSA L/L :

R\_DC\_LL : 1.8mV/A  
 R\_AC\_LL : 1.8mV/A

### VCCIO


Icc TDC : 10A  
 Icc Max : 11.1A  
 OCP : 20A


### VCCIO L/L :

R\_DC\_LL : 10.3mV/A  
 R\_AC\_LL : 10.3mV/A

## Default Setting( H82 / K SKU)



Item	Location	H82	K SKU
Ra	PR456	CS41132FB17 113K ohm	CS41402FB14 140K ohm
Rb	PR447	CS33322FB13 33.2K ohm	CS34122FB19 41.2K ohm
Rc	PR443	CS32612FB09 26.1K ohm	CS32612FB09 26.1K ohm








- (1) Need fine tune for thermal protect point
- (2) Note placement position  
TEMP=94C




## FAN POWER (TPS61087)

[54,62,64,65,66,67,70,71,72,73,75] +5V\_S5  
 [53] +12V\_FAN  
 [32,61,62,63,64,65,66,67,68,73,75,76] +VIN



## Discharge Circuit For +12V\_FAN



Quanta Computer Inc.

PROJECT : ZGE


Size	Document Number	Rev
	FAN POWER (TPS61087)	1A
Date:	Friday, May 03, 2019	Sheet 69 of 78









# VGA Core - NVVDD

Support 8 Phase

70



+VIN\_GPU\_TOTAL [78]  
 +VIN\_VGACORE [70,72]  
 NVDD [DL70,72]  
 +V\_S0 [54,62,64,66,67,68,70,72,73,75]




**N18E-G3(150W)**  
**1180 MAX P**  
**8 Phase**

NVDD  
 EDP-Continuous:156A  
 EDP-Peak:450A  
 OCP:540A

**N18E-G2(115W)**  
**1170 MAX P**  
**6 Phase**

NVDD  
 EDP-Continuous:116A  
 EDP-Peak:375A  
 OCP:450A

+VIN\_VGACORE [70,71]  
 NVVDD [26,70,71]  
 +5V\_S5 [54,62,64,65,66,67,69,70,71,73,75]



Isat=68A  
 DCR(Typ)=0.5mohm

Isat=68A  
 DCR(Typ)=0.5mohm

**N18E-G3(150W)**  
**1180 MAX P**  
**8 Phase**

NVVDD  
 EDP-Continuous:156A  
 EDP-Peak:450A  
 OCP:540A

**N18E-G2(115W)**  
**1170 MAX P**  
**6 Phase**

NVVDD  
 EDP-Continuous:116A  
 EDP-Peak:375A  
 OCP:450A

# VGA Core - FBVDDQ\_MEM


73

+VIN [32,61,62,63,64,65,66,67,68,69,75,76]  
+VIN\_GPU\_TOTAL [71]  
FBVDDQ\_MEM [21,22,25,27,28,29,30]  
+5V\_S5 [54,62,64,65,66,67,69,70,71,72,75]  
+1.8V\_AON [21,23,24,25,27,28,29,30,70,75]  
+3V [2,9,10,11,13,17,18,19,20,23,31,32,33,35,37,38,39,46,47,48,50,51,52,53,54,57,59,62,63,64,65,68,70,75]

RT8816AGQW	
PSI	Mode
<0.4V	1 Phase DCM
0.8V-1V	1 Phase CCM
1.4V-5.5V	2/3 Phase CCM


MEM_VDD_CTRL	FBVDDQ_MEM
1	1.35V
0	1.25V

FBVDDQ_MEM	R1	R2
1.35V/1.25V	21K (CS32102FB14)	82.5K (CS38252FB17)




ON semi NCP81278(AL081278001) RT8816A(AL008816002)

Ra	stuff	un stuff
Rb	stuff	un stuff
Rc	stuff	un stuff
Rd	10K 0201	0 ohm
Re	un stuff	stuff
Ca	stuff	un stuff
Cb	stuff	un stuff
Cc	stuff	un stuff



N18E-G3(150W) 1180 MAX P 2 Phase
FBVDDQ_MEM EDP-Continuous:46A EDP-Peak:63A OCP:75A


N18E-G2(115W) 1170 MAX P 2 Phase
FBVDDQ_MEM EDP-Continuous:46A EDP-Peak:63A OCP:75A




## ON semi NCP45491

**UPI US5650PQKI**

	N18E-G2(1170) 115W					N18E-G3(1180) 150W				
Ra	PR350 PR352	649 Ohm	CS16492FB13	649 Ohm	CS16492FB13	PR350 PR352	487 Ohm	CS14872FB05	487 Ohm	CS14872FB05
Rb	PR363 PR556	191 Ohm	CS11912FB00	169 Ohm	CS11692FB09	PR363 PR556	143 Ohm	CS11432FB00	127 Ohm	CS11272FB2
Rc	PR335	243k Ohm	CS42432FB02	243k Ohm	CS42432FB02	PR335	324k Ohm	CS43242FB11	324k Ohm	CS43242FB11



## 76





Power Tree Table

